

Subho S. Banerjee, Saurabh Jha, Zbigniew Kalbarczyk, Ravishankar K. Iyer

BayesPerf: Minimizing Performance Monitoring Errors Using Bayesian Statistics

ASPLOS 2021






• Hardware performance counters (HPCs) are low-level monitors that provide a window into the system




- Hardware performance counters (HPCs) are low-level monitors that provide a window into the system
 - Performance Profiling Why is my code slow?
 - Profile-Guided Optimization Provide sample traces to a compiler
 - "Learned" controllers for scheduling, reliability, DVFS, security






- Hardware performance counters (HPCs) are low-level monitors that provide a window into the system
 - Performance Profiling Why is my code slow?
 - Profile-Guided Optimization Provide sample traces to a compiler
 - "Learned" controllers for scheduling, reliability, DVFS, security
- Issue: HPC measurement noise does not scale with # of measurements





- Hardware performance counters (HPCs) are low-level monitors that provide a window into the system
 - Performance Profiling Why is my code slow?
 - Profile-Guided Optimization Provide sample traces to a compiler
 - "Learned" controllers for scheduling, reliability, DVFS, security
- Issue: HPC measurement noise does not scale with # of measurements
 - Quantifying/Correcting errors is difficult: Ground truth not known
 - No real time correction techniques
 - Directly limits the scalability of "learned" controllers






- Hardware performance counters (HPCs) are low-level monitors that provide a window into the system
 - Performance Profiling Why is my code slow?
 - Profile-Guided Optimization Provide sample traces to a compiler
 - "Learned" controllers for scheduling, reliability, DVFS, security
- Issue: HPC measurement noise does not scale with # of measurements
 - Quantifying/Correcting errors is difficult: Ground truth not known
 - No real time correction techniques
 - Directly limits the scalability of "learned" controllers

BayesPerf: A system to quantify and minimize errors HPCs

- Bayesian generative model of HPC error process
- System implementation for Linux on x86 and ppc64 CPUs





Counters used in **Polling Mode**

```
ReadCounter(&start);

/* Sum two arrays */
for(i = 0; i < len; i++)
        z[i] = x[i] + y[i];

ReadCounter(&end);</pre>
```

Counted Events = End - Start

- Time
- MB of memory read/written
- TLB misses
- •



Counters used in **Polling Mode** ReadCounter(&start); /* Sum two arrays */ for(i = 0; i < len; i++) Counted Events = End - Start z[i] = x[i] + y[i];Time MB of memory read/written ReadCounter(&end); TLB misses Clock: Clock: Instructions **Unhalted Core Unhalted Ref** Retired F-HPC2 Fixed HPC: F-HPCo F-HPC1 P-HPC3 P-HPC4 P-HPC5 P-HPC6 Programmable HPC: C-HPC3 C-HPC4 C-HPC5 C-HPC6 Control Registers:




Counters used in **Polling Mode** ReadCounter(&start); /* Sum two arrays */ for(i = 0; i < len; i++) Counted Events = End - Start z[i] = x[i] + y[i];Time MB of memory read/written ReadCounter(&end); TLB misses Clock: Clock: Instructions **Unhalted Core Unhalted Ref** Retired F-HPC2 F-HPCo F-HPC1 Fixed HPC: Read counters on x86 processors rdmsr, rdpmc, rdtsc, rdtscp P-HPC3 P-HPC4 P-HPC5 P-HPC6 Programmable HPC: Write event configuration on x86 processors C-HPC4 C-HPC5 C-HPC6 C-HPC3 **Control Registers:** wrmsr



Counters used in **Polling Mode** ReadCounter(&start); /* Sum two arrays */ for(i = 0; i < len; i++) Counted Events = End - Start z[i] = x[i] + y[i];Time MB of memory read/written ReadCounter(&end); TLB misses Clock: Clock: Instructions **Unhalted Core** Unhalted Ref Retired F-HPC1 F-HPC2 F-HPCo Fixed HPC: Read counters on x86 processors rdmsr, rdpmc, rdtsc, rdtscp P-HPC3 P-HPC4 P-HPC5 P-HPC6 Programmable HPC: Write event configuration on x86 processors C-HPC4 C-HPC5 C-HPC6 C-HPC3 **Control Registers:** wrmsr Huge Imbalance

#Events >> #Counters





```
Counters used in Sampling Mode
```

```
ReadCounter1(&start1);
ReadCounter2(&start2);

/* Sum two arrays */
for(i = 0; i < len; i++) {
        z[i] = x[i] + y[i];
        if (i%2) SwapCounters()
}

ReadCounter1(&end1);
ReadCounter2(&end2);</pre>
```


Read counters on x86 processors rdmsr, rdpmc, rdtsc, rdtscp

Write event configuration on x86 processors

Huge Imbalance
#Events >> #Counters




monitoring interrupt






Imbalance between Events & Counters






Imbalance between Events & Counters






Errors in HPC Measurements






Errors in HPC Measurements



Many sources of error:


- Multiplexing HPCs
 - How to scale up counters for the time that they were not scheduled?





Many sources of error:


- Multiplexing HPCs
 - How to scale up counters for the time that they were not scheduled?
- Non-determinism
 - Order in which interrupts are served
 - Dropped measurements: Backpressure in ring-buffers between kernel and userspace
 - Interactions between collocated processes/threads




Many sources of error:

- Multiplexing HPCs
 - How to scale up counters for the time that they were not scheduled?
- Non-determinism
 - Order in which interrupts are served
 - Dropped measurements: Backpressure in ring-buffers between kernel and userspace
 - Interactions between collocated processes/threads
- (Instruction Pointer) Skid
 - Instruction level parallelism: Counters change between time interrupt enters processor pipeline and the interrupt handler is triggered
- CPU Design/Implmentation Bug



























Traditional Solution (Offline Variance Reduction)




BayesPerf Correction (Key Idea)

Key Insight: Different perf counters are interrelated based on system architecture



Traditional Solution (Offline Variance Reduction)




BayesPerf Correction (Key Idea)

Key Insight: Different perf counters are interrelated based on system architecture


Perf Counters: *Memory BW*, *LLC Misses*

$$Memory BW = \frac{LLC \ Misses \times Cacheline \ Size}{\delta T}$$





Traditional Solution (Offline Variance Reduction)




BayesPerf Correction (Key Idea)

Key Insight: Different perf counters are interrelated based on system architecture


Perf Counters: *Memory BW*, *LLC Misses*

$$Memory BW = \frac{LLC \ Misses \times Cacheline \ Size}{\delta T}$$





Traditional Solution (Offline Variance Reduction)




BayesPerf Correction (Key Idea)

Key Insight: Different perf counters are interrelated based on system architecture

Perf Counters: *Memory BW*, *LLC Misses*

$$Memory BW = \frac{LLC \ Misses \times Cacheline \ Size}{\delta T}$$











$$C_i' \sim C_i + \frac{\alpha \sigma(\bar{C}_i)}{\sqrt{N}} Student(\nu = N-1)$$
 Noisy values of HPCs C_1' ... C_n' Measured ... C_n Unknown; To be inferred C_1 ... C_n




Question 1: How do we define the HPC distribution for a short interval of time?


$$C_i' \sim C_i + \frac{\alpha \sigma(\bar{C}_i)}{\sqrt{N}} Student(\nu = N-1)$$
 Noisy values of HPCs C_1' ... C_n'

True Value of HPCs

Unknown; To be inferred







- Scalable, general & works for real processors
 - x86 (Intel), ppc64 (IBM)
 - Based on Intel's "Top-Down Microarchitectural Analysis" in VTune
- Parse BN automatically from per μ-arch listing in Linux Source Tree
 - Contributed by vendors to Linux




Question 2: How do we track HPC measurements over larger intervals of time?

Hypothetical example: Measure events $\{e_a, e_b, e_c, e_d, e_e, e_f\}$ on counters $\{c_1, c_2, c_3\}$



Question 2: How do we track HPC measurements over larger intervals of time?


Hypothetical example: Measure events $\{e_a, e_b, e_c, e_d, e_e, e_f\}$ on counters $\{c_1, c_2, c_3\}$





Question 2: How do we track HPC measurements over larger intervals of time?

Hypothetical example: Measure events $\{e_a, e_b, e_c, e_d, e_e, e_f\}$ on counters $\{c_1, c_2, c_3\}$




Configuration



Question 2: How do we track HPC measurements over larger intervals of time?

Hypothetical example: Measure events $\{e_a, e_b, e_c, e_d, e_e, e_f\}$ on counters $\{c_1, c_2, c_3\}$






Dynamic BayesPerf: Scheduling Counters

Question 2: How do we track HPC measurements over larger intervals of time?

Hypothetical example: Measure events $\{e_a, e_b, e_c, e_d, e_e, e_f\}$ on counters $\{c_1, c_2, c_3\}$




Effectively, with time BayesPerf is "inferring" all 6 counters in every interval



Dynamic BayesPerf: Scheduling Counters

Question 2: How do we track HPC measurements over larger intervals of time?

Hypothetical example: Measure events $\{e_a, e_b, e_c, e_d, e_e, e_f\}$ on counters $\{c_1, c_2, c_3\}$




Effectively, with time BayesPerf is "inferring" all 6 counters in every interval



Dynamic BayesPerf: Scheduling Counters

Question 2: How do we track HPC measurements over larger intervals of time?

Hypothetical example: Measure events $\{e_a, e_b, e_c, e_d, e_e, e_f\}$ on counters $\{c_1, c_2, c_3\}$



Effectively, with time BayesPerf is "inferring" all 6 counters in every interval



Training the BayesPerf Model

- Does this model require training? Yes
 - The measurement noise model: Parameter α_i



Training the BayesPerf Model

- Does this model require training? Yes
 - The measurement noise model: Parameter α_i
- In this paper: Make BayesPerf model application agnostic
 - Assume a normal prior
 - Compute MLE of α_i from the same data as C_i
 - "Works well enough"



Training the BayesPerf Model

- Does this model require training? Yes
 - The measurement noise model: Parameter α_i
- In this paper: Make BayesPerf model application agnostic
 - Assume a normal prior
 - Compute MLE of α_i from the same data as C_i
 - "Works well enough"
- In general: BayesPerf can be trained with representative workload set
 - Train BayesPerf model using backpropagation [ICML 2020]
 - What if error model is not Student-t? DNNs

Inductive-bias-driven Reinforcement Learning for Efficient Schedules in Heterogeneous Clusters

Subho S. Banerjee 1 Saurabh Jha 1 Zbigniew T. Kalbarczyk 1 Ravishankar K. Iyer 1

Abstract

The problem of scheduling of workloads onto heterogeneous processors (e.g., CPUs, GPUs, FP-GAs) is of fundamental importance in modern data centers. Current system schedulers rely on application/system-specific heuristics that have to be built on a case-by-case basis. Recent work has demonstrated ML techniques for automating the heuristic search by using black-box approaches which require significant training data and time, which make them challenging to use in practice. This paper presents Symphony, a scheduling framework that addresses the challenge in two ways: (i) a domain-driven Bayesian reinforcement learning (RL) model for scheduling, which inherently models the resource dependencies identified from the system architecture; and (ii) a sampling-based technique to compute the gradients of a Bayesian model without performing full probabilistic inference. Together, these techniques reduce both the amount of training data and the time required to produce scheduling policies that significantly outperform black-box approaches by

1. Introduction

The problem of scheduling of workloads on heterogeneous processing fabrics (i.e., accelerated datacenters including GPUs, FPGAs, and ASICs, e.g., Asanović (2014); Shao & Brooks (2015)), is at its core an intractable NP-hard problem (Mastrolilli & Svensson, 2008; 2009). System schedulers generally rely on application- and system-specific heuristics with extensive domain-expert-driven tuning of scheduling policies (e.g., Isard et al. (2009); Givea et al. (2014); Lyerly et al. (2018); Mars et al. (2011); Mars & Tang (2013); Ousterhout et al. (2013); Xu et al. (2018); Yang et al. (2013); Zhang et al. (2014); Zhuravlev et al. (2010); Za-

Proceedings of the 37th International Conference on Machine Learning, Online, PMLR 119, 2020. Copyright 2020 by the author(s).

haria et al. (2010)). Such heuristics are difficult to generate, as variations across applications and system configurations mean that significant amounts of time and money must be spent in painstaking heuristic searches. Recent work has demonstrated machine learning (ML) techniques (Delimitrou & Kozyrakis, 2013; 2014; Mao et al., 2016; 2018) for automating heuristic searches by using black-box approaches which require significant training data and time, making them challenging to use in practice.

This paper presents Symphony, a scheduling framework that addresses the challenge in two ways: (i) we use a domain-guided Bayesian-model-based partially observable Markov decision process (POMDP) (Astrom, 1965; Kaelbling et al., 1998) to decrease the amount of training data (i.e., sampled trajectories); and (ii) a sampling-based technique that allows one to compute the gradients of a Bayesian model without performing full probabilistic inference. We thus, significantly reduce the costs of (i) running a large heterogeneous computing system that uses an efficient scheduling policy; and (ii) training the policy itself.

Reducing Training Data. State-of-the-art methods for choosing an optimal action in POMDPs rely on training of neural networks (NNs) (Mnih et al., 2016; Dhariwal et al., 2017). As these approaches are model-free, training of the NN requires large quantities of data and time to compute meaningful policies. In contrast, we provide an inductive bias for the reinforcement learning (RL) agent by encoding domain knowledge as a Bayesian model that can infer the latent state from observations, while at the same time leveraging the scalability of deep learning methods through end-to-end gradient descent. In the case of scheduling, our inductive bias is a set of statistical relationships between measurements from microarchitectural monitors (Dreyer & Alpert, 1997). To the best of our knowledge, this is the first paper to exploit those relationships and measurements to infer resource utilization in the system (i.e., latent state) to build RL-based scheduling polices.


Reducing Training Time. The addition of the inductive bias, while making the training process less data-hungry (i.e., requiring fewer workload executions to train the model), comes at the cost of additional training time: the cost of performing full-Bayesian inference at every training step (Dagum & Luby, 1993; Russell et al., 1995; Binder

¹University of Illinois at Urbana-Champaign, USA. Correspondence to: Subho S. Banerjee <ssbaner2@illinois.edu>.




| Userspace | Linux Kernel | CPU |
|-----------|--------------|-----------------------|
| | | |
| , , | | |
| | | |
| | | |
| | | |
| | | BayesPerf Accelerator |
| | | |
| | | |
| | | |
| į | | |
| ! | | |




















- Core operation 1: MCMC Sampling (85+% of runtime)
 - Core operation 2: Vector Dot Product + Update
 - Keep data in flight between Op1 and Op2




- Core operation 1: MCMC Sampling (85+% of runtime)
 - Core operation 2: Vector Dot Product + Update
 - Keep data in flight between Op1 and Op2






- Core operation 1: MCMC Sampling (85+% of runtime)
 - Core operation 2: Vector Dot Product + Update
 - Keep data in flight between Op1 and Op2






- Core operation 1: MCMC Sampling (85+% of runtime)
 - Core operation 2: Vector Dot Product + Update
 - Keep data in flight between Op1 and Op2





On average BayesPerf reduces error by as much 43.6% less error when scaling to 35 counters

[KMeans app from the HiBench benchmark suite]




Baselines for comparison

- Linux (*) Vanilla perf_event
- CM (*) Counter Miner [MICRO 2018]
 - Gumbel Extreme Value Detector + Logistic Regression
- WMK+Pin [IISWC 2008]
 - Rule-based correction



On average BayesPerf reduces error by as much 43.6% less error when scaling to 35 counters

[KMeans app from the HiBench benchmark suite]




Baselines for comparison


- Linux (*) Vanilla perf_event
- CM (*) Counter Miner [MICRO 2018]
 - Gumbel Extreme Value Detector + Logistic Regression
- WMK+Pin [IISWC 2008]
 - Rule-based correction




BayesPerf running the entire HiBench suite for 25 HPCs










Average Improvement: **BP vs Linux = 4.9x, 5.3x**

Best Improvement:

BP vs Linux = 7.8x, 7.6x


BP vs CM = 3.6x, 3.7x

BP vs CM = 6x, 5.4x






Evaluation: Overheads






Evaluation: Overheads







Evaluation: Overheads





























• The Transfer Scheduler is trained using: RL [Symphony - ICML2020], CF [Paragon - ASPLOS 2013]






• The Transfer Scheduler is trained using: RL [Symphony - ICML2020], CF [Paragon - ASPLOS 2013]

Upto 19% improvement in overall shuffle completion time



37% reduction in time to convergence for the RL model





Conclusion

BayesPerf: A system for real-time quantification and minimization of HPC measurement errors

Can reduce errors by as much as 8x with <2% latency overhead

- Net effect of BayesPerf
 - Increases the number of HPC registers
 - Decreases the sampling frequency



Conclusion

BayesPerf: A system for real-time quantification and minimization of HPC measurement errors

Can reduce errors by as much as 8x with <2% latency overhead

- Net effect of BayesPerf
 - Increases the number of HPC registers
 - Decreases the sampling frequency
- BayesPerf will benefit the portability/scalability of ML for systems
 - More measurements at less error ⇒ More controllers deployed
 - Composability with other ML models



Conclusion

BayesPerf: A system for real-time quantification and minimization of HPC measurement errors

Can reduce errors by as much as 8x with <2% latency overhead

- Net effect of BayesPerf
 - Increases the number of HPC registers
 - Decreases the sampling frequency
- BayesPerf will benefit the portability/scalability of ML for systems
 - More measurements at less error ⇒ More controllers deployed
 - Composability with other ML models
- We think this idea can be used quantifying and correcting errors other ML applications